Generate Statements

VHDL supports three different generate-statements: if, case and for generate.

• If Generate Statement
• Case Generate Statement
• For Generate Statement